Simulating Synchronous Processors
نویسنده
چکیده
In this paper we show how a distributed system with synchronous processors and asynchronous message delays can be simulated by a system with both asvn chronous processors arid asynchronous rnessa.e delays in the presence of vañous types of processor faults. Consequently, the result of Fischer, Lynch and Paterson (1985), that no consensus protocol for asynchronous processors and communication can tolerate one failstop fault, Implies a result of Dolev, Dwork aM Stockneyer (1987), that no consensus protocol for synchronous processors and asynchronous communication can tolerate one failstop fault.
منابع مشابه
The Wakeup Problem in Synchronous Broadcast Systems
This paper studies the di erences between two levels of synchronization in a distributed broadcast system (or a multiple access channel). In the globally synchronous model, all processors have access to a global clock. In the locally synchronous model, processors have local clocks ticking at the same rate, but each clock starts individually, when the processor wakes up. We consider the fundamen...
متن کاملThe Wakeup Problem in Synchronous Broadcast
This paper studies the differences between two levels of synchronization in a distributed broadcast system (or a multiple-access channel). In the globally synchronous model, all processors have access to a global clock. In the locally synchronous model, processors have local clocks ticking at the same rate, but each clock starts individually when the processor wakes up. We consider the fundamen...
متن کاملA derivation and scalable implementation of the synchronous parallel kinetic Monte Carlo method for simulating long-time dynamics
KineticMonte Carlo (KMC) simulations are used to study long-time dynamics of awide variety of systems. Unfortunately, the conventional KMC algorithm is not scalable to larger systems, since its time scale is inversely proportional to the simulated system size. A promising approach to resolving this issue is the synchronous parallel KMC (SPKMC) algorithm, which makes the time scale size-independ...
متن کاملClock Design Technology for High-Performance Processors
This paper introduces technology used in designing high-performance processors installed in servers so that they can distribute high-frequency clock signals among the whole chip. Clock synchronization systems must be designed so that clock signals can reach all synchronous sequential circuits in the processor at the same time. The influence of interconnect inductance cannot be ignored because c...
متن کاملA Low-Power Globally Synchronous Locally Asynchronous FFT Processor
Low-power design became crucial with the widespread use of the embedded systems, where a small battery has to last for a long period. The embedded processors need to efficient in order to achieve real-time requirements with low power consumption for specific algorithms. Transport Triggered Architecture (TTA) offers a cost-effective trade-off between the size and performance of ASICs and the pro...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- Inf. Comput.
دوره 74 شماره
صفحات -
تاریخ انتشار 1987